News for hackers. Stuff that matters.

A comment on TSMC starts volume production of 3nm chips. Parent comment

Re:TSMC starts volume production of 3nm chips by TillE on Thursday December 29, 2022 @06:16PM (#34179420)
Bigger L1/L2 caches is definitely another "easy" thing with substantial benefits, but doing it cheaply is hard.
[ Parent | on HN ]
Re:TSMC starts volume production of 3nm chips by sroussey on Thursday December 29, 2022 @06:44PM (#34179673)
Those caches are SRAM which has not improved much the last few generations.
[ Parent | on HN ]
Re:TSMC starts volume production of 3nm chips by wmf on Thursday December 29, 2022 @10:53PM (#34181589)
That's not easy at all because larger caches are slower. A higher hit rate with worse latency can give worse performance. We may see more levels of cache to better optimize the tradeoffs.
[ Parent | on HN ]