News for hackers. Stuff that matters.
Re:TSMC starts volume production of 3nm chips by wmf on Thursday December 29, 2022 @10:53PM (#34181589)
That's not easy at all because larger caches are slower. A higher hit rate with worse latency can give worse performance. We may see more levels of cache to better optimize the tradeoffs.

There are no comments on this comment yet.