Re:Show HN: A pipelined RISC-V processor written in VHDL
by inforichland on Tuesday July 28, 2015 @09:05PM
(#9965679)
Exactly, that's how I would (hopefully will soon) implement it as well; it takes a few extra cycles but avoids extra overhead.
[ Parent
| on HN ]
There are no comments on this comment yet.