Show HN: A pipelined RISC-V processor written in VHDL

Re:Show HN: A pipelined RISC-V processor written in VHDL by rjsw on Tuesday July 28, 2015 @06:39PM (#9965042)

I don't have a github account.

I just suggested a reason why someone might choose to use a conventional HDL.

[ Parent | on HN ]

Re:Show HN: A pipelined RISC-V processor written in VHDL by _chris_ on Tuesday July 28, 2015 @07:21PM (#9965205)

Sure, I don't mean to suggest there aren't valid reasons for writing cores in VHDL, etc., I just want to clarify that Chisel (unlike say Verilog) will, by fiat, only ever generate synthesizable code. If that's ever not the case, you should let them know.

[ Parent | on HN ]