News for hackers. Stuff that matters.

A comment on Designing a CPU in VHDL, Part 1: Rationale, Tools, Method. Parent comment

Re:Designing a CPU in VHDL, Part 1: Rationale, Tools, Method by mng2 on Thursday June 18, 2015 @11:42PM (#9742905)
I like VHDL, but SystemVerilog does have some very nice features.
[ Parent | on HN ]

There are no comments on this comment yet.