FPGA, PCIe and XDMA – Building and Testing AMD SW Drivers

Re:FPGA, PCIe and XDMA – Building and Testing AMD SW Drivers by nightfly on Saturday January 27, 2024 @05:26AM (#39154342)

Is there an acronym for building and testing they could have used in the title instead?

[ Parent | on HN ]

Re:FPGA, PCIe and XDMA – Building and Testing AMD SW Drivers by nudgeee on Saturday January 27, 2024 @06:31AM (#39154695)

This is most likely done during the fpga bringup phase where you want to test and verify you have a working setup using vendor provided test/example/reference projects, etc before loading in your own designs for debugging.

[ Parent | on HN ]

Re:FPGA, PCIe and XDMA – Building and Testing AMD SW Drivers by pama on Saturday January 27, 2024 @07:20AM (#39154939)

“FPGA, PCIe, XDMA, SW, HW, QA – AMD SW Drivers Odyssey”

[ Parent | on HN ]