This is most likely done during the fpga bringup phase where you want to test and verify you have a working setup using vendor provided test/example/reference projects, etc before loading in your own designs for debugging.