Recreating RP2040 PIO Interface in an FPGA

Re:Recreating RP2040 PIO Interface in an FPGA by Accujack on Sunday May 21, 2023 @02:34PM (#36023579)

As soon as I read about the programmable I/O setup, it reminded me of the Propeller series chips from Parallax. The "cogs" that are the main processors of those chips aren't as general use as something like the STM32 cores, but they do certain things very, very well.

[ Parent | on HN ]

Re:Recreating RP2040 PIO Interface in an FPGA by mysterydip on Sunday May 21, 2023 @02:38PM (#36023611)

The P2 is a huge step up from the old propeller. If you haven't checked it out, I recommend it. "smart pins" are able to do all kinds of things, almost like having mini cores along with the main cogs. I used it for a project and was able to achieve all my goals. Really happy with it.

[ Parent | on HN ]

Re:Recreating RP2040 PIO Interface in an FPGA by yetanotherloser on Sunday May 21, 2023 @03:26PM (#36023978)

You've got me intrigued,but also wanting more specifics. Did you share any details of this anywhere you can link to? (don't worry if not, I'm just nosy)

[ Parent | on HN ]

Re:Recreating RP2040 PIO Interface in an FPGA by mysterydip on Sunday May 21, 2023 @03:32PM (#36024035)

https://www.parallax.com/propeller-2/ tons of improvements in terms of memory access etc, but pay attention to the "64 smart pins" section specifically. I use them to buffer out sub-microsecond waveforms 3ms at a time. I send it off to the smart pins then my cog is freed up for other things. I also previously used some for an HDMI GUI.

[ Parent | on HN ]

Re:Recreating RP2040 PIO Interface in an FPGA by yetanotherloser on Monday May 22, 2023 @04:49PM (#36036532)

Ah, I see. Nice work. Thanks for the extra detail.

[ Parent | on HN ]