News for hackers. Stuff that matters.

A comment on Verilog Is Weird. Parent comment

Re:Verilog Is Weird by tsss on Friday March 25, 2022 @02:39PM (#30805665)
I don't mean high-level synthesis. In fact, using C++ or Python is even worse because there is even more mismatch in the abstraction.
[ Parent | on HN ]

There are no comments on this comment yet.