News for hackers. Stuff that matters.
Re:Verilog Is Weird by magicalhippo on Friday March 25, 2022 @06:20AM (#30800372)
> during simulation the loop is waiting for either

Ok, then we agree. Of course a simulator will have an implicit loop, that's not contentious.

However you did not mention this in your initial statement, and I've read and been told explicitly not to think of it like this because there's no loop in hardware.

There are no comments on this comment yet.