News for hackers. Stuff that matters.

A comment on Verilog Is Weird. Parent comment

Re:Verilog Is Weird by nrclark on Wednesday March 23, 2022 @11:38AM (#30779584)
It's not synthesizable, but you could say "always @(clk)" as well.
[ Parent | on HN ]

There are no comments on this comment yet.