News for hackers. Stuff that matters.

A comment on Rendering on the Apple M1 Max Chip. Parent comment

Re:Rendering on the Apple M1 Max Chip by floatboth on Tuesday October 26, 2021 @06:28AM (#28998575)
RISC-V has some bad ISA disadvantages like needing three (!) instructions for array indexing: https://gist.github.com/erincandescent/8a10eeeea1918ee4f9d99...

Isn't Mill eternal vaporware?

[ Parent | on HN ]

There are no comments on this comment yet.