Re:SK hynix begins offering samples of 176-layer NAND chip (...
by wtallis on Wednesday February 03, 2021 @11:27AM
(#26015233)
Yeah, forming the staircase at the edge of the memory array is a big deal with a lot of steps, and it can take up a significant chunk of die area. But they can apparently do it with a very small number of photolithography masks: https://www.techinsights.com/webinar/memory-process-webinar-...
[ Parent
| on HN ]
There are no comments on this comment yet.