News for hackers. Stuff that matters.

A comment on Reviewing Bad Schematics as EE Interview Tactic. Parent comment

Re:Reviewing Bad Schematics as EE Interview Tactic by imba404 on Monday December 23, 2019 @10:28PM (#21869612)
That in itself is a Design for Manufacturing question, involving stack-up, Gerber correctness, and drill tolerances.
[ Parent | on HN ]

There are no comments on this comment yet.