Re:How low can you go? Ultra low latency Java in the real wo...
by tpetry on Friday December 21, 2018 @05:43AM
(#18732554)
I am waiting for an article on hn how a high frequency trading vompany has rewritten their stack in rust because of the threading features.
[ Parent
| on HN ]
Re:How low can you go? Ultra low latency Java in the real wo...
by Gladdyu on Friday December 21, 2018 @06:26AM
(#18732706)
Unlikely any time soon - most HFTs will have massive, battle-tested C++ code bases already. The data ownership model in HFT is usually very clear - receive packet, pass through some processing pipeline, emit packet, on the same thread. If you want to send data into another part of the system (eg. because different threads handle different securities), posting a message onto their event queue works well.
Re:How low can you go? Ultra low latency Java in the real wo...
by snaky on Friday December 21, 2018 @06:59AM
(#18732822)
Not happening.
Rewriting some hot path parts of the stack in Verilog is a usual thing, and rewriting some other parts in Coq is the future.
Re:How low can you go? Ultra low latency Java in the real wo...
by twic on Friday December 21, 2018 @10:30AM
(#18733872)
Is it possible to synthesize hardware from Coq?
Re:How low can you go? Ultra low latency Java in the real wo...
by mruts on Friday December 21, 2018 @11:33AM
(#18734369)
Not entirely on topic, but Jane Street (HFT ETF market maker) wrote an OCaml to FPGA compiler
https://www.janestreet.com/tech-talks/ocaml-all-the-way-down...
Re:How low can you go? Ultra low latency Java in the real wo...
by snaky on Friday December 21, 2018 @02:03PM
(#18735634)