News for hackers. Stuff that matters.

A comment on VHDL or Verilog?. Parent comment

Re:VHDL or Verilog? by rektide on Monday May 01, 2017 @04:41PM (#14241348)
Slide 22 of this powerponit, Mike explicitly calls it Gaisler's Method. The term he uses "Structured VHDL" comes next slide.
[ Parent | on HN ]

There are no comments on this comment yet.