Designing a CPU in VHDL, Part 1: Rationale, Tools, Method

Re:Designing a CPU in VHDL, Part 1: Rationale, Tools, Method by blackguardx on Thursday June 18, 2015 @11:00PM (#9742789)

I prefer Verilog but what you say is true or at least should be true if you want to end up with a good, easily debuggable result.

[ Parent | on HN ]

There are no comments on this comment yet.