News for hackers. Stuff that matters.
Re:DDR4 memory interface by kenz0r on Saturday July 26, 2014 @04:53AM (#8089255)
I don't think that is exactly true. DRAM from SDRAM up has had a number of mode registers to control the ram. More info here: http://en.wikipedia.org/wiki/Synchronous_dynamic_random-acce...
Re:DDR4 memory interface by cnvogel on Saturday July 26, 2014 @10:01AM (#8089751)
Exactly. ...here's the table for command accesses on DDR4, including the mode register you referred to.

http://en.wikipedia.org/wiki/DDR4_SDRAM#Command_encoding