The chips have a flat address space that covers any Epiphany chips that have been interconnected via the serial links, and the main memory of the CPU.

You can address core-local memory, memory in another core, or main memory the same way - the difference is speed.

There's no cache, and you're responsible for avoiding race conditions in memory access yourself.