Re:AMD Claims Arm ISA Doesn't Offer Efficiency Advantage ove...
by wlesieutre on Monday September 08, 2025 @11:30AM
(#45169560)
VIA used to make low power x86 processors
[ Parent
| on HN ]
Re:AMD Claims Arm ISA Doesn't Offer Efficiency Advantage ove...
by yndoendo on Monday September 08, 2025 @11:54AM
(#45169855)
Fun fact. The idea of strong national security is the reason why there are three companies with access to the x86 ISA.
DoD originally required all products to be sourced by at least three companies to prevent supply chain issues. This required Intel to allow AMD and VIA to produce products based on ISA.
For me this is good indicator if someone that talks about good national security knows what they are talking about or are just spewing bullshit and playing national security theatre.
Re:AMD Claims Arm ISA Doesn't Offer Efficiency Advantage ove...
by rasz on Monday September 08, 2025 @05:04PM
(#45173975)
Intel didnt "allow" VIA anything :). Via acquired x86 tech from IDT (WinChip Centaur garbage) in a fire sale. IDT didnt ask anyone about any licenses, neither did Cyrix, NextGen, Transmeta, Rise nor NEC.
Afaik DoD wasnt the reason behind original AMD second source license, it was IBM forcing Intel on chips that went into first PC.
Re:AMD Claims Arm ISA Doesn't Offer Efficiency Advantage ove...
by cheema33 on Tuesday September 09, 2025 @01:45AM
(#45177868)
This.
Re:AMD Claims Arm ISA Doesn't Offer Efficiency Advantage ove...
by pavlov on Monday September 08, 2025 @11:56AM
(#45169880)
And Transmeta…
Re:AMD Claims Arm ISA Doesn't Offer Efficiency Advantage ove...
by DeepYogurt on Monday September 08, 2025 @04:50PM
(#45173799)
Transmeta wasn't x86 internally but decoded x86 instructions. Retrobytes did a history of transmeta not too long ago and the idea was essentially to be able to be compatible with any cpu uarch. Alas by the time it shipped only x86 was relevant. https://www.youtube.com/watch?v=U2aQTJDJwd8
Re:AMD Claims Arm ISA Doesn't Offer Efficiency Advantage ove...
by tyfighter on Monday September 08, 2025 @07:13PM
(#45175370)
Actually, the reason Transmeta CPUs were so slow was that they didn't have an x86 instruction hardware decoder. Every code cache (IIRC it was only 32 MB) miss resulted in a micro-architectural trap which translated x86 instructions to the underlying uops in software.