Re:Gate-level simulation of ASIC in browser
by znah on Wednesday January 08, 2025 @02:50PM
(#42637788)
First I implemented it, and then learned that it is called Layout vs Schematic (LVS). For now automatic conversion is limited to stateless cells, but I'm planning to rewrite the circuit extractor to support all flipflops and latches.
[ Parent
| on HN ]
There are no comments on this comment yet.