News for hackers. Stuff that matters.

A comment on Intel's $475M error: the silicon behind the Pentium division bug. Parent comment

Re:Intel's $475M error: the silicon behind the Pentium divis... by Tuna-Fish on Sunday December 29, 2024 @05:52PM (#42544234)
Agner Fog's manuals are clear on this. Only the last of FMUL's 3 cycles can overlap with another FMUL.

You can immediately overlap with a FADD.

[ Parent | on HN ]

There are no comments on this comment yet.