> The M4 Max needs an enormous 512bit memory bus to extract enough bandwidth out of those LPDDR5x chips

Does M4 Max have 64-byte cache lines?

If they can fetch or flush an entire cache line in a single memory-bus transaction, I wonder if that opens up any additional hardware / performance optimizations.