Re:Why do CPUs have multiple cache levels? (2016)
by Symmetry on Friday May 17, 2024 @08:39AM
(#40389236)
Also a few IBM designs. An interesting thing is that IBM claimed that eDRAM was faster than SRAM for their particular design because at the scale they were using it the reduced size of the array increased speed more than eDRAM's access time decreased it.
[ Parent
| on HN ]
There are no comments on this comment yet.