Re:ESP32-S3 has a few SIMD instructions
by bitbank on Monday May 06, 2024 @07:40AM
(#40273463)
True - load and store mask off the bottom 4 bits of the address. They try to help the situation by including an instruction which can shift a pair of 128-bit registers by bytes.
[ Parent
| on HN ]
Re:ESP32-S3 has a few SIMD instructions
by bobmcnamara on Thursday May 09, 2024 @08:59PM
(#40314522)
That sounds really familiar. Maybe Altivec did that? I remember it did something like that but I wish that it would just fault.