Since there is already two implementations of it in verilog wouldn't it be a relatively simple matter of compiling and loading those unto an FPGA?

Also what is the exchange rate of internet points to HN/reddit karma these days?