Two recent (weeks) papers/presentations on: doing just that (LUT at the row buffer) https://youtu.be/9t1FJQ6nNw4; doing parallel sense in NAND for computing AND between rows (which they call pages, but in DRAM they're called rows. It's the same concept, though.) https://youtu.be/QWL2Rw_VhHg