News for hackers. Stuff that matters.
Re:A Single-Cycle 64-Bit RISC-V Register File by alain94040 on Friday August 04, 2023 @06:03PM (#37006451)
Also, the read ports are asynchronous, which is bad:

    assign rv1 = registers[rs1];
    assign rv2 = registers[rs2];

There are no comments on this comment yet.