I've previously been an ASIC designer, so that's what I've been aiming it at. FPGAs are just a great way to find bugs (you'll notice I've spent no time on performance) though now the design is too big for even that

I've been assuming that anyone building one would be building hand built data paths/register files/caches/TLBs/etc largely because I've come from that world