News for hackers. Stuff that matters.

A comment on RISC-V is getting MSIs. Parent comment

Re:RISC-V is getting MSIs by monocasa on Thursday June 30, 2022 @03:41PM (#31937545)
Depends on the system architecture. But a lot of complex systems have been message signaled internally for a very long time, hypertransport based systems being a prominent early example in the desktop/server space.
[ Parent | on HN ]
Re:RISC-V is getting MSIs by eqvinox on Thursday June 30, 2022 @04:39PM (#31938295)
Indeed there are no interrupt pins in PCI express at all, you only have a choice between special "Legacy/Compatibility" Assert_INTx message packets, or plain Memory Writes for MSI/MSI-X. But both are carried as in-band PCIe packets on the high speed lanes.
[ Parent | on HN ]