Re:MIPS provides highly scalable RISC processor IP
by gpderetta on Thursday April 07, 2022 @08:51AM
(#30943756)
sorry for the confusion, by "increase the number of registers" I meant the arity of an instruction (3 for risc vs the typical 2 for x86). So you need an additional log2 bits to encode the extra operand.
[ Parent
| on HN ]
There are no comments on this comment yet.