MIPS provides highly scalable RISC processor IP

Re:MIPS provides highly scalable RISC processor IP by masklinn on Wednesday April 06, 2022 @05:31PM (#30937643)

How can riscv be “more mature” when mips was used in commercialised consumer and industrial devices 30 years ago?

The PS, PS2 and PSP ran on mips. So did the N64. Multiple top500 super-computers were mips. There were mips workstations and servers.

mips went to pluto, the new horizon probe ran on mips.

[ Parent | on HN ]

Re:MIPS provides highly scalable RISC processor IP by andrekandre on Wednesday April 06, 2022 @06:28PM (#30938268)

  > How can riscv be “more mature” when mips was used in commercialised consumer and industrial devices 30 years ago?

one thing i can think of is risc-v has done away with branch-delay slots... does modern mips isa still have those?

[ Parent | on HN ]

Re:MIPS provides highly scalable RISC processor IP by azinman2 on Wednesday April 06, 2022 @06:43PM (#30938386)

That's not what mature means. Mature is that all edge cases have been explored, all kinds of random numerical computations have been expressed, tool chains & debuggers exists in many forms and are well supported, the chips have scaled from dish washers to RAD hardened satellites, etc etc

[ Parent | on HN ]

Re:MIPS provides highly scalable RISC processor IP by gnulinux on Wednesday April 06, 2022 @07:38PM (#30938810)

I'm sorry, I am the GP who used the word "mature" up there. This is not what I meant. I was talking about there being a greater software community around RISC-V compared to MIPS these days. E.g. having kernel, software, compiler support etc...

My bad if I misused some terminology.

[ Parent | on HN ]

Re:MIPS provides highly scalable RISC processor IP by azinman2 on Wednesday April 06, 2022 @09:28PM (#30939607)

Yes there’s certainly more momentum right now for RISC-V. MIPS is the definition of mature, so mature it’s nearly dead.

[ Parent | on HN ]