Just being pedantic, DDR5's implementation of on-die ECC is still not equivalent to the implementation on CPUs. It doesn't account for errors that occur during processing, and there's still a pretty significant chance of corruption in L1-3 caches.