You have to consider that a DRAM delivers a burst, not a single word. Usually the channel width times the burst length equals the cache line size.