Amazon RDS on Graviton2 Processors

Re:Amazon RDS on Graviton2 Processors by sitharus on Thursday October 22, 2020 @08:05PM (#24864725)

The ARM architecture is a modified Harvard architecture, so the CPU has separate instruction and data L1 caches. x86 CPUs don't have this separation.

[ Parent | on HN ]

Re:Amazon RDS on Graviton2 Processors by lights0123 on Thursday October 22, 2020 @08:21PM (#24864849)

  $ lscpu
  Architecture:                    x86_64
  Model name:                      AMD Ryzen 7 2700X Eight-Core Processor
  L1d cache:                       256 KiB
  L1i cache:                       512 KiB
  L2 cache:                        4 MiB
  L3 cache:                        16 MiB

[ Parent | on HN ]

Re:Amazon RDS on Graviton2 Processors by senkora on Thursday October 22, 2020 @08:17PM (#24864817)

I’m pretty sure x86 does have split L1i and L1d.

From Wikipedia (not the best source I know):

“L1 cache size unchanged at 32 KB (KiB) instruction and 32 KB (KiB) data cache per core.“

https://en.m.wikipedia.org/wiki/Skylake_(microarchitecture)

[ Parent | on HN ]