> You would need a new CPU that doesn't yet exist to address 32TB of memory per socket.

I thought RISC-V could with the RV128 ISA.