News for hackers. Stuff that matters.

A comment on Intel Discloses Lakefield CPUs Specifications. Parent comment

Re:Intel Discloses Lakefield CPUs Specifications by saagarjha on Wednesday June 10, 2020 @03:31PM (#23481069)
I don't really think that's a thing on Intel? Instructions that are unsupported generally noop or do something slowly. (Or trap.)
[ Parent | on HN ]
Re:Intel Discloses Lakefield CPUs Specifications by chrisseaton on Wednesday June 10, 2020 @03:36PM (#23481120)
I thought the two cores had two different ISAs?
[ Parent | on HN ]
Re:Intel Discloses Lakefield CPUs Specifications by gpderetta on Wednesday June 10, 2020 @05:22PM (#23482285)
they support different subsets [1] of the same x86-64 ISA, so opcodes won't be reused.

[1] well, I hope the larger cores support a superset of the smaller cores, otherwise it would really be insane.

[ Parent | on HN ]
Re:Intel Discloses Lakefield CPUs Specifications by saagarjha on Wednesday June 10, 2020 @03:45PM (#23481217)
No idea. I'm just responding on the assumption that it's just two Intel architectures, one with fewer extensions.
[ Parent | on HN ]