It's because the design techniques that allow a core to run more instructions per clock -- wider execution units, shorter pipelines, etc. -- also tend to reduce the maximum achievable clock speed.