IBM doubles its 14nm EDRAM density, adds hundreds of megabytes of cache

Re:IBM doubles its 14nm EDRAM density, adds hundreds of mega... by gwking on Sunday March 08, 2020 @09:42PM (#22522172)

I saw Alan Kay speak once, I think at lambda jam 2013. He made a comment that he’s still waiting for mainstream CPUs to allow us to fit an entire interpreter into on-core cache.

[ Parent | on HN ]

Re:IBM doubles its 14nm EDRAM density, adds hundreds of mega... by PeCaN on Monday March 09, 2020 @04:14AM (#22523799)

Eh? The LuaJIT and K interpreters definitely fit into L1 instruction cache. (And have since well before 2013 probably.) Honestly I would be kind of surprised if most interpreters for reasonably small languages don't fit into icache. Sure Python's not going to any time soon, but most interpreters are really not very large.

[ Parent | on HN ]

Re:IBM doubles its 14nm EDRAM density, adds hundreds of mega... by RantyDave on Monday March 09, 2020 @07:05AM (#22524425)

You could get Windows NT 4 running in a processor cache these days.

[ Parent | on HN ]

Re:IBM doubles its 14nm EDRAM density, adds hundreds of mega... by adrianN on Monday March 09, 2020 @01:43AM (#22523237)

Forth interpreters probably fit into L1 on modern processors.

[ Parent | on HN ]

Re:IBM doubles its 14nm EDRAM density, adds hundreds of mega... by Dylan16807 on Monday March 09, 2020 @02:56AM (#22523492)

And we've had 256KB L2 since the Pentium Pro. That's big enough for a Lua interpreter.

[ Parent | on HN ]