That one of the operands is the flag register, affected by other instructions you might want to schedule. RISC-V might have its own way to mitigate this.