Verilog sources for Western Digital's open source RISC-V core

Re:Verilog sources for Western Digital's open source RISC-V ... by nraynaud on Sunday January 27, 2019 @11:53AM (#19012471)

Can someone explain a bit what’s happening around the division? https://github.com/westerndigitalcorporation/swerv_eh1/blob/...

Or give me some google keywords? Is there a link with the pentium bug?

[ Parent | on HN ]

Re:Verilog sources for Western Digital's open source RISC-V ... by jhallenworld on Sunday January 27, 2019 @12:14PM (#19012602)

I like the small number case: they use a very old logic minimization program to generate the equations for it:

Otherwise it's taking 32 cycles to do the division. There is a count for this.

[ Parent | on HN ]

Re:Verilog sources for Western Digital's open source RISC-V ... by yjftsjthsd-h on Sunday January 27, 2019 @11:59AM (#19012522)

[ Parent | on HN ]

Re:Verilog sources for Western Digital's open source RISC-V ... by nraynaud on Sunday January 27, 2019 @02:40PM (#19013386)

Link-> relationship

[ Parent | on HN ]