Ehm, no, it has nothing to do with the cache, it's just a successor of L3[0].
Re:The Fiasco microkernel
by indigochill on Thursday October 11, 2018 @08:31AM
(#18192923)
Ah, thanks. Hadn't heard of it, but now I know!
So, intuitively at least it seems it's for sharing the kernel workload with your GPU (supposing your hardware supports it)?