Scalable 10 Gbps TCP/IP Stack Architecture for Reconfigurable Hardware (2015) [pdf]

Re:Scalable 10 Gbps TCP/IP Stack Architecture for Reconfigur... by wmf on Saturday September 15, 2018 @03:49PM (#17995756)

This might be useful if you're implementing an app in the FPGA as well; having the NIC, TCP/IP stack, and app in the same FPGA eliminates PCIe latency. But besides HFT it's hard to find uses for this type of thing.

[ Parent | on HN ]

Re:Scalable 10 Gbps TCP/IP Stack Architecture for Reconfigur... by tempotemporary on Saturday September 15, 2018 @05:42PM (#17996176)

Quote from article:

> This way, a network-attached FPGA on ingress and egress to a CPU

> can accelerate functions such as encryption, compression,

> memcached and many others in addition to running the

> complete network stack.

[ Parent | on HN ]

Re:Scalable 10 Gbps TCP/IP Stack Architecture for Reconfigur... by spockz on Sunday September 16, 2018 @02:02AM (#17997530)

What about cloud providers like google? They need high performance throughput in their nics in combination with security. It sounds like that benefits from custom chip design.

[ Parent | on HN ]