You can audit the FPGA code but good luck auditing the bitstream and those tools are all closed. Even for a small FPGA this would be quite a task.