News for hackers. Stuff that matters.
Re:Reverse-engineering FPGAs [video] by andars on Friday January 19, 2018 @09:13AM (#16186285)
Xilinx has a pretty clear disincentive to optimizing Vivado for minimum area. If it does a bad job optimizing, the user is forced to switch to a larger FPGA -> more $ for Xilinx.
Re:Reverse-engineering FPGAs [video] by tails4e on Friday January 19, 2018 @04:31PM (#16190055)
That's definitely not true. There is strong market competition, so the tools are highly optimized. In fact if you have written logic that vivado detemines is impossible to reach it removes it, and everything connected to it, and so on. I've seen it do really amazing optimizations this way and it's all to save area. So while being inefficient it may seem like a sensible thing to do in a monopoly situation, there is a healthy duopoly, the tools squeeze every last bit of performance out of the device. Tool performance is a selling point.
Re:Reverse-engineering FPGAs [video] by gruez on Friday January 19, 2018 @09:35AM (#16186452)
How does that even make sense? It's like saying intel cripples their processors so they can sell more.
Re:Reverse-engineering FPGAs [video] by andars on Friday January 19, 2018 @10:33AM (#16186941)
No, it's like saying the only compiler for x86 is created by Intel (paid for by the sale of processors) and they therefore don't have an incentive to make the compiler particularly good at optimizing. If it does a better job at optimizing, people can get away with cheaper processors.

I'm not saying there is any intentional area bloating going on, just that there is little incentive to make Vivado better at optimizing.

Read https://www.bunniestudios.com/blog/?p=5018 to see where I'm coming from.

EDIT: It makes a lot of sense in my head, but perhaps I'm overlooking something important. I'd be interested to read in more detail why it doesn't make sense to you.

Re:Reverse-engineering FPGAs [video] by duskwuff on Friday January 19, 2018 @04:00PM (#16189780)
Quite a few groups of lower-end Xilinx FPGAs (e.g, XC7S6/15, or XC7A15T/35T/50T) are all physically the same silicon, but are sold under multiple SKUs with different chip IDs, with the synthesis software forced to leave some percentage of the area unused. Open-source synthesis tools would probably break this part of their business model. :)
Re:Reverse-engineering FPGAs [video] by ysleepy on Friday January 19, 2018 @10:11AM (#16186737)
Intel a disincentive to be more advanced than a sufficient margin over the current competition. You saw the stagnation after Haswell.