Not entirely true. You can generate netlists without going to VHDL/Verilog.