The configuration is held in SRAM cells in most FPGAs. Like the other commentor states, the SRAM can be loaded in different ways, some of which have write cycle limitations.