BOOM v2: an open-source out-of-order RISC-V core

Re:BOOM v2: an open-source out-of-order RISC-V core by gok on Tuesday September 26, 2017 @07:10PM (#15343447)

I meant more like... just using straight Verilog, but very impressive!

[ Parent | on HN ]

Re:BOOM v2: an open-source out-of-order RISC-V core by dnautics on Tuesday September 26, 2017 @07:13PM (#15343465)

I'm not sure I would recommend using straight verilog for something of that magnitude. I do know that some folks that used Perl to assemble verilog into a computer chip, but they regretted the engineering debt that came with it (and the hire they made that instituted that decision).

[ Parent | on HN ]

Re:BOOM v2: an open-source out-of-order RISC-V core by senatorobama on Tuesday September 26, 2017 @07:15PM (#15343470)

> Perl to assemble verilog into a computer chip

This is absurdly common.

[ Parent | on HN ]