News for hackers. Stuff that matters.

A comment on VHDL or Verilog?. Parent comment

Re:VHDL or Verilog? by ajdlinux on Monday May 01, 2017 @04:36AM (#14236285)
VHDL's syntax and type system are quite Ada-ish, from what I gather.
[ Parent | on HN ]

There are no comments on this comment yet.