Maybe. Most of the presentation is beyond my knowledge level. But the 10nm & 7nm design is showing using a III-V FinFET. As far as I know, no one has that working yet. And as far as I can tell, this doesn't talk much about lithography. Multi patterning is reportedly going to be problem at 10nm and lower and EUV isn't ready yet either.